


GPUs: Platform, Programming, Pitfalls GridKa School 2016: Data Science on Modern Architectures

Andreas Herten, Forschungszentrum Jülich, 1 September 2016

About, Outline

Andreas Herten

- Physics in
 - Aachen (Dipl. at CMS)
 - Jülich/Bochum (Dr. at PANDA)



Since then: NVIDIA Application Lab Optimizing scientific applications for/on GPUs






About, Outline

Andreas Herten

- Physics in
 - Aachen (Dipl. at CMS)
 - Jülich/Bochum (Dr. at PANDA)



Motivation Platform Hardware Features Programming Libraries Directives Languages Tools Pitfalls

 Since then: NVIDIA Application Lab Optimizing scientific applications for/on GPUs










- 1999: General computations with shaders of graphics hardware
- 2001: NVIDIA GeForce 3 with programmable shaders [1]; 2003: DirectX 9 at ATI
- 2016: Top 500: $1/\!_{10}$ with GPUs, Green 500: 70 % of top 50 with GPUs








Theoretical Peak Performance, Single Precision

Status Quo GPU all around





Theoretical Peak Floating Point Operations per Watt, Single Precision

Status Quo GPU all around



















Platform

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#4|37

CPU vs. GPU *A matter of specialties*







CPU vs. GPU *A matter of specialties*






Transporting one



Transporting many





Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#5|37

Overview



Aim: Hide Latency *Everything else follows*

Overview



Aim: Hide Latency *Everything else follows*

SIMT

Asynchronicity

Memory

Overview



Aim: Hide Latency *Everything else follows*


SIMT

Asynchronicity

Memory

- GPU: accelerator / extension card
- ightarrow Separate device from CPU








- GPU: accelerator / extension card
- → Separate device from CPU Separate memory, but UVA








- GPU: accelerator / extension card
- → Separate device from CPU Separate memory, but UVA










Memory

GPU memory ain't no CPU memory

- GPU: accelerator / extension card
- → Separate device from CPU Separate memory, but UVA
- Memory transfers need special consideration! Do as little as possible!








GPU: accelerator / extension card

- → Separate device from CPU Separate memory, but UVA and UM
 - Memory transfers need special consideration! Do as little as possible!
 - Formerly: Explicitly copy data to/from GPU Now: Done automatically (performance...?)








GPU: accelerator / extension card

- → Separate device from CPU Separate memory, but UVA and UM
 - Memory transfers need special consideration! Do as little as possible!
 - Formerly: Explicitly copy data to/from GPU Now: Done automatically (performance...?)








GPU: accelerator / extension card

- → Separate device from CPU Separate memory, but UVA and UM
 - Memory transfers need special consideration! Do as little as possible!
 - Formerly: Explicitly copy data to/from GPU Now: Done automatically (performance...?)
 - Values for P100: 16 GB RAM, 720 GB/s





Overview



Aim: Hide Latency *Everything else follows*

SIMT

Asynchronicity

Memory

Overview



Aim: Hide Latency *Everything else follows*

SIMT

Asynchronicity

Memory

Async Following different streams



- Problem: Memory transfer is comparably slow Solution: Do something else in meantime (computation)!
- ightarrow Overlap tasks
 - Copy and compute engines run separately (streams)
 - GPU needs to be fed: Schedule many computations
 - CPU can do other work while GPU computes; synchronization

Overview



Aim: Hide Latency *Everything else follows*

SIMT

Asynchronicity

Memory

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#10|37

Overview



Aim: Hide Latency *Everything else follows*

SIMT

Asynchronicity

Memory

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#10|37



Scalar




- CPU:
 - Single Instruction, Multiple Data (SIMD)





Vector



- CPU:
 - Single Instruction, Multiple Data (SIMD)



- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)



Vector





CPU:

JÜLICH

Vector



SMT



Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

Single Instruction, Multiple Data (SIMD)

Simultaneous Multithreading (SMT)

- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)





Vector

SMT



- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)



IÜLICH



SI	M	1	
		_	



SIMT



- CPU:
 - Single Instruction, Multiple Data (SIMD)
 - Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)
 - CPU core \cong GPU multiprocessor (SM)
 - Working unit: set of threads (32, a *warp*)
 - Fast switching of threads (large register file)
 - − Branching if _____




SMT



SIMT

















SIMT Of threads and warps




 C_0

 C_1

 C_2

 C_3




Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#11|37

SIMT Of threads and warps





SMT



SIMT



Instruction Buffer Warp Scheduler								Instruction Buffer						
								Warp Sch				cheduler		
Dispatch Unit				Dispatch Unit				Dispatch Unit				Dispa		
Register File (32,768 x 32-bit)								Register File (32,768 x 32-bit)						
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
Core	Core	DP Unit	Core	Core	DP Unit	LDIST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	
							Texture	L1 Cache	×					

Multiprocessor


Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#11|37





- CPU minimizes latency within each thread
- GPU hides latency with computations from other thread groups



CPU vs. GPU Low latency vs. high throughput





Optimized for low latency

- + Large main memory
- + Fast clock rate
- + Large caches
- + Branch prediction
- + Powerful ALU
- Relatively low memory bandwidth
- Cache misses costly
- Low performance per watt



Optimized for high throughput

- + High bandwidth main memory
- + Latency tolerant (parallelism)
- + More compute resources
- + High performance per watt
- Limited memory capacity
- Low per-thread performance
- Extension card



Programming

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

#14 37

Preface: CPU A simple CPU program!



```
SAXPY: \vec{y} = a\vec{x} + \vec{y}, with single precision
Part of LAPACK BLAS Level 1
```

```
void saxpy(int n, float a, float * x, float * y) {
  for (int i = 0; i < n; i++)
    y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y</pre>
```

```
saxpy(n, a, x, y);
```





























- GPU-parallel BLAS (all 152 routines)
- Single, double, complex data types
- Constant competition with Intel's MKL
- Multi-GPU support
- → https://developer.nvidia.com/cublas http://docs.nvidia.com/cuda/cublas

cuBLAS

Code example

```
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
```

```
cublasInit();
```

```
float * d_x, * d_y;
cudaMalloc((void **)&d_x, n * sizeof(x[0]);
cudaMalloc((void **)&d_y, n * sizeof(y[0]);
cublasSetVector(n, sizeof(x[0]), x, 1, d_x, 1);
cublasSetVector(n, sizeof(y[0]), y, 1, d_y, 1);
```

```
cublasSaxpy(n, a, d_x, 1, d_y, 1);
```

```
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);
cublasShutdown();
```

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016















Thrust



Iterators! Iterators everywhere!

- $\frac{\text{Thrust}}{\text{CUDA}} = \frac{\text{STL}}{\text{C++}}$
- Template library
- Based on iterators
- Data parallel primitives (scan(), sort(), reduce(),...)
- Fully compatible with plain CUDA C (comes with CUDA Toolkit)
- → http://thrust.github.io/ http://docs.nvidia.com/cuda/thrust/



int a = 42; int n = 10; thrust::host_vector<float> x(n), y(n); // fill x, y

thrust::device_vector d_x = x, d_y = y;

```
x = d_x;
```



Programming Directives

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

22 37



Keepin' you portable

Annotate usual source code by directives

#pragma acc loop
for (int i = 0; i < 1; i+*) {};</pre>



Keepin' you portable

Annotate usual source code by directives

#pragma acc loop
for (int i = 0; i < 1; i+*) {};</pre>

Also: Generalized functions

acc_copy();

Compiler interprets directives, creates according instructions



Keepin' you portable

Annotate usual source code by directives

#pragma acc loop
for (int i = 0; i < 1; i+*) {};</pre>

Also: Generalized functions

acc_copy();

Compiler interprets directives, creates according instructions

Pro

- Portability
 - Other compiler? No problem! To it, it's a serial program
 - Different target architectures from same code
- Easy to program

Con

- Only few compilers
- Not all the raw power available
- Harder to debug
- Easy to program wrong



The power of... two.

OpenMP Standard for multithread programming on CPU, GPU since 4.0, better since 4.5

```
#pragma omp target map(tofrom:y), map(to:x)
#pragma omp teams num_teams(10) num_threads(10)
#pragma omp distribute
for ( ) {
    #pragma omp parallel for
    for ( ) {
        // ...
    }
}
```

OpenACC Similar to OpenMP, but more specifically for GPUs



```
void saxpy acc(int n, float a, float * x, float * y) {
  #pragma acc kernels
  for (int i = 0; i < n; i++)</pre>
    y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
saxpy_acc(n, a, x, y);
```



```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma acc parallel loop copy(y) copyin(x)
    for (int i = 0; i < n; i++)
    y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y</pre>
```

```
saxpy_acc(n, a, x, y);
```



Programming Languages

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

26 37



Finally...

Two solutions:



- Two solutions:
 - OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009
 - Platform: Programming language (OpenCL C/C++), API, and compiler
 - Targets CPUs, GPUs, FPGAs, and other many-core machines
 - Fully open source
 - Different compilers available



- Two solutions:
 - OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009
 - Platform: Programming language (OpenCL C/C++), API, and compiler
 - Targets CPUs, GPUs, FPGAs, and other many-core machines
 - Fully open source
 - Different compilers available
 - CUDA NVIDIA's GPU platform 2007
 - Platform: Drivers, programming language (CUDA C/C++), API, compiler, debuggers, profilers, ...
 - Only NVIDIA GPUs
 - Compilation with nvcc
 - GCC/LLVM solutions on way (slowly)
 - Also: CUDA Fortran



- Two solutions:
 - OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009
 - Platform: Programming language (OpenCL C/C++), API, and compiler
 - Targets CPUs, GPUs, FPGAs, and other many-core machines
 - Fully open source
 - Different compilers available
 - CUDA NVIDIA's GPU platform 2007
 - Platform: Drivers, programming language (CUDA C/C++), API, compiler, debuggers, profilers, ...
 - Only NVIDIA GPUs
 - Compilation with nvcc
 - GCC/LLVM solutions on way (slowly)
 - Also: CUDA Fortran
- Choose what flavor you like, what colleagues/collaboration is using
- Hardest: Come up with parallelized algorithm



- Two solutions:
 - OpenCL Open Computing Language by Khronos Group (Apple, IBM, NVIDIA, ...) 2009
 - Platform: Programming language (OpenCL C/C++), API, and compiler
 - Targets CPUs, GPUs, FPGAs, and other many-core machines
 - Fully open source
 - Different compilers available
 - CUDA NVIDIA's GPU platform 2007
 - Platform: Drivers, programming language (CUDA C/C++), API, compiler, debuggers, profilers, ...
 - Only NVIDIA GPUs
 - Compilation with nvcc
 - GCC/LLVM solutions on way (slowly)
 - Also: CUDA Fortran
- Choose what flavor you like, what colleagues/collaboration is using
- Hardest: Come up with parallelized algorithm



Warp the kernel, it's a thread.

Methods to exploit parallelism:

Warp the kernel, it's a thread.

Methods to exploit parallelism:

Thread



 $\langle \langle \rangle \rangle$

- Methods to exploit parallelism:
 - Threads





- Methods to exploit parallelism:
 - Threads \rightarrow Block






- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - Block





- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - Blocks






CUDA C/C++

Warp the kernel, it's a thread.

- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - Blocks \rightarrow Grid






CUDA C/C++

Warp the kernel, it's a thread.

- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - $\text{ Blocks} \rightarrow \text{Grid}$
 - All in 3D





Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016


CUDA C/C++

Warp the kernel, it's a thread.

- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - $\text{ Blocks} \rightarrow \text{Grid}$
 - All in 3D
- Execution unit: kernel
 - Function executing in parallel on device

__global__ kernel(int a, float * b) { }

- Access own ID by global variables threadIdx.x, blockIdx.y,...
- Execution order non-deterministic!
- Only threads in one warp (32 threads of block) can communicate reliably/quickly





CUDA C/C++

Warp the kernel, it's a thread.


- Methods to exploit parallelism:
 - Threads \rightarrow Block
 - $\text{ Blocks} \rightarrow \text{Grid}$
 - All in 3D
- Execution unit: kernel
 - Function executing in parallel on device

__global__ kernel(int a, float * b) { }

- Access own ID by global variables threadIdx.x, blockIdx.y,...
- Execution order non-deterministic!
- Only threads in one warp (32 threads of block) can communicate reliably/quickly

\Rightarrow SAXPY!

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016



ÜLICH



CUDA SAXPY



With runtime-managed data transfers

```
global___void saxpy cuda(int n, float a, float * x, float * y) {
 int i = blockIdx.x * blockDim.x + threadIdx.x;
 if (i < n)
   y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
cudaMallocManaged(&x, n * sizeof(float));
cudaMallocManaged(&y, n * sizeof(float));
saxpy cuda<<<2, 5>>>(n, a, x, v);
cudaDeviceSynchronize();
```



Programming Tools

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

30 37





The helpful helpers helping helpless (and others)

NVIDIA

cuda-gdbGDB-like command line utility for debuggingcuda-memcheckLike Valgrind's memcheck, for checking errors in
memory accessesNsightIDE for GPU developing, based on Eclipse (Linux,
OS X) or Visual Studio (Windows)nvprofCommand line profiler, including detailed
performance countersVisual ProfilerTimeline profiling and annotated performance
experiments

 OpenCL: CodeXL (Open Source, GPUOpen/AMD) – debugging, profiling.



nvprof

Command that line

Usage: nvprof ./app

	(Q) (0) (
🖲 🕘 🔮 🙎 Slides — aherten@JUHYDRA: ~/cudaSamples/NVIDIA_CUDA-7.5_Samples/bin/x86_64/linux/release —linux/release — ssh juhydra								
NOTE: The CUDA Samples are not meant for performance measurements. Results may vary when GPU Boost is enabled.								
==27580== Profiling application: ./matrixMul								
	≔ Profiling							
Time(%)	Time	Calls	Avg	Min	Max	Name		
99.82%	111.33ms	301	369.85us	363.97us	375.62us	<pre>void matrixMulCUDA<int=32>(float*, float*, float*, int, int)</int=32></pre>		
0.11%	124.58us		62.289us	43.393us	81.185us	[CUDA memcpy HtoD]		
0.07%	80.736us		80.736us	80.736us	80.736us	[CUDA memcpy DtoH]		
==27580== API calls:								
Time(%)	Time	Calls	Avg	Min	Max	Name		
	348.27ms		116.09ms	241.59us	347.79ms	cudaMalloc		
	226.68ms		226.68ms	226.68ms	226.68ms	cudaDeviceReset		
	107.40ms		107.40ms	107.40ms	107.40ms	cudaEventSynchronize		
	3.5853ms	301	11.911us	11.045us	34.486us	cudaLaunch		
	2.4915ms	332	7.5040us	196ns	277.14us	cuDeviceGetAttribute		
	1.6478ms			294.19us	539.73us	cuDeviceTotalMem		
	1.3333ms		444.43us	181.15us	813.00us	cudaMemcpy		
0.12%	802.85us			249.19us	299.41us	cudaFree		
0.09%	604.10us		604.10us	604.10us	604.10us	cudaGetDeviceProperties		
	451.30us	1505	299ns	266ns	6.0860us	cudaSetupArgument		
	362.32us			362.32us	362.32us	cudaDeviceSynchronize		
	242.14us		60.534us	56.884us	69.764us	cuDeviceGetName		
	127.99us	301	425ns	384ns	2.4580us	cudaConfigureCall		
	10.920us		5.4600us	4.2100us	6.7100us	cudaEventRecord		
	10.613us		10.613us	10.613us	10.613us	cudaGetDevice		
0.00%	9.4980us		1.1870us	246ns	4.2760us	cuDeviceGet		
	5.7490us		2.8740us		4.5790us	cudaEventCreate		
	5.4630us		5.4630us	5.4630us	5.4630us	cudaEventElapsedTime		
0.00%	3.2900us		1.6450us	1.2160us	2.0740us	cuDeviceGetCount		
_								

nvprof



Command that line

With metrics: nvprof --metrics flop_sp_efficiency ./app

	"void matrixMulCUDA <int=32>(float*,</int=32>				
=27425== Replaying kernel	"void matrixMulCUDA <int=32>(float*,</int=32>	<pre>float*, float*, int, int)" (dor</pre>	ne)		
	"void matrixMulCUDA <int=32>(float*;</int=32>				
	"void matrixMulCUDA <int=32>(float*;</int=32>				
=27425== Replaying kernel	"void matrixMulCUDA <int=32>(float*,</int=32>	<pre>float*, float*, int, int)" (dor</pre>	ne)		
=27425== Replaying kernel	"void matrixMulCUDA <int=32>(float*;</int=32>	<pre>float*, float*, int, int)" (dor</pre>	ıe)		
	"void matrixMulCUDA <int=32>(float*;</int=32>				
	"void matrixMulCUDA <int=32>(float*,</int=32>				
	"void matrixMulCUDA <int=32>(float*,</int=32>				
	"void matrixMulCUDA <int=32>(float*;</int=32>				
	"void matrixMulCUDA <int=32>(float*,</int=32>				
	"void matrixMulCUDA <int=32>(float*,</int=32>				
	"void matrixMulCUDA <int=32>(float*;</int=32>				
	"void matrixMulCUDA <int=32>(float*;</int=32>				
	"void matrixMulCUDA <int=32>(float*,</int=32>				
	Time= 40.205 msec, Size= 131072000	Ops, WorkgroupSize= 1024 threads	s/block		
necking computed result fo	r correctness: Result = PASS				
OTE: The CUDA Samples are	not meant for performance measurem	ents. Results may vary when GPU B	Boost is enabled.		
27425== Profiling applica					
=27425=== Profiling result:					
27425== Metric result:					
wocations	Metric Name	Metric Description	on Min	Max	Av
evice "Tesla K40m (0)"					
	MulCUDA <int=32>(float*, float*, flo</int=32>				
301	flop_sp_efficiency	FLOP Efficiency(Peak Single	e) 7.88%	8.19%	8.07
	daSamples/NVIDIA CUDA-7.5 Samples/H				
nvprofmetrics flop sp		11/X00_04/ L1nux/ release [20:58:4			

Visual Profiler



Your new favorite tool

💺 *NewSession1 🖾							
	0,3 s	0,35 s	0,4 s	0,45 s	0,5 s	0,55 s	0,6 s
Process "matrixMul" (18924)				·			
 Thread 39720768 							
Runtime API			cudaEventS	ynchronize			
Driver API							
Profiling Overhead							
 [0] Tesla K40m 							
 Context 1 (CUDA) 							
- T MemCpy (HtoD)							
- 🍸 MemCpy (DtoH)							
 Compute 							
- 🍸 100,0% void mat							
Streams							
Default							
			_				
🖬 Analysis 🗔 Details 📮 Console	🖾 📑 Settings		- X X	🗟 🔊 🕫 🛃		E Properties 🖾	- [
terminated> matrixMul on juhydra						Default	
[Matrix Multiply Using CUDA] - Si						▼ Duration	
SPU Device 0: "Tesla K40m" with o	compute capability	3.5				* Duration Session	
MatrixA(320,320), MatrixB(640,320	9)					Session	
Computing result using CUDA Kerne	i						
done Performance= 351.01 GFlop/s, Time	- 0 373 mean Siz	- 121972999 00	r WorkerounSize	- 1924 threads /h	lock		
Checking computed result for corr			s, workgroupsize	= 1024 cm euus/b	LOCK		



Pitfalls

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

34 37

Pitfalls; Caveats; Tipps



There are mistakes to be made, opportunities to be missed

- Try to use a library if possible; let others do the hard work
- Profile! Don't trust your gut!
- Gradually improve and specialize when porting and optimizing
- Expose enough parallelism! The GPU wants to be fed
- Express data locality
- Study your data transfers, can you reduce it?
- Unified Memory is a good start, but explicit transfers might be fast
- Use specialized memory: constant memory, shared memory! Pinned host memory is sometimes a very easy performance booster
- Overlap computation and transfer
- Does your code really need double precision? Is single precision sufficient? Or, maybe, even half precision?
- The number of threads and blocks is a tunable parameter; 128 is a good start

Omitted There's so much more!



What I did on talk about

- Atomic operations
- Shared memory
- Pinned memory
- How debugging works
- Overlapping streams
- Cross-compilation for heterogeneous systems



Summary & Conclusion



- GPUs can improve your performance many-fold
- For a fitting, parallelizable application
- Libraries are easiest
- Direct programming (plain CUDA) is most powerful
- OpenACC is somewhere in between (and portable)
- There are many tools helping the programmer
- → Felice will surely give you more details in today's GPU session!

Summary & Conclusion



- GPUs can improve your performance many-fold
- For a fitting, parallelizable application
- Libraries are easiest
- Direct programming (plain CUDA) is most powerful
- OpenACC is somewhere in between (and portable)
- There are many tools helping the programmer
- → Felice will surely give you more details in today's GPU session!





Appendix Further Reading & Links Pascal Performances Glossary References



Further Reading & Links



- A discussion of SIMD, SIMT, SMT by Y. Kreinin.
- NVIDIA's documentation: docs.nvidia.com
- NVIDIA's Parallel For All blog

Pascal Performance



Tesla Products	Tesla K40	Tesla M40	Tesla P100
GPU	GK110 (Kepler)	GM200 (Maxwell)	GP100 (Pascal)
SMs	15	24	56
TPCs	15	24	28
FP32 CUDA Cores / SM	192	128	64
FP32 CUDA Cores / GPU	2880	3072	3584
FP64 CUDA Cores / SM	64	4	32
FP64 CUDA Cores / GPU	960	96	1792
Base Clock	745 MHz	948 MHz	1328 MHz
GPU Boost Clock	810/875 MHz	1114 MHz	1480 MHz
Peak FP32 GFLOPs1	5040	6840	10600
Peak FP64 GFLOPs ¹	1680	210	5300
Texture Units	240	192	224
Memory Interface	384-bit GDDR5	384-bit GDDR5	4096-bit HBM2
Memory Size	Up to 12 GB	Up to 24 GB	16 GB
L2 Cache Size	1536 KB	3072 KB	4096 KB
Register File Size / SM	256 KB	256 KB	256 KB
Register File Size / GPU	3840 KB	6144 KB	14336 KB
TDP	235 Watts	250 Watts	300 Watts
Transistors	7.1 billion	8 billion	15.3 billion
GPU Die Size	551 mm²	601 mm²	610 mm ²
Manufacturing Process	28-nm	28-nm	16-nm FinFET

Figure: Tesla P100 performance characteristics in comparison [5]

Andreas Herten | GPUs: Platform, Programming, Pitfalls | 1 September 2016

Glossary I



- API A programmatic interface to software by well-defined functions. Short for application programming interface. 55–59, 82
- ATI Canada-based GPUs manufacturing company; bought by AMD in 2006. 4, 82
- CUDA Computing platform for GPUs from NVIDIA. Provides, among others, CUDA C/C++. 49, 55–70, 77, 78, 82
 - GCC The GNU Compiler Collection, the collection of open source compilers, among other for C and Fortran. 55–59, 82

Glossary II



LLVM An open Source compiler infrastructure, providing, among others, Clang for C. 55–59, 82

- NVIDIA US technology company creating GPUs. 2–4, 55–59, 71, 80, 82
- OpenACC Directive-based programming, primarily for many-core machines. 52–54, 77, 78, 82
 - OpenCL The Open Computing Language. Framework for writing code for heterogeneous architectures (CPU, GPU, DSP, FPGA). The alternative to CUDA. 55–59, 71, 82
 - OpenMP Directive-based programming, primarily for multi-threaded machines. 52, 82

Glossary III



- SAXPY Single-precision $A \times X + Y$. A simple code example of scaling a vector and adding an offset. 39, 60–70, 82
 - CPU Central Processing Unit. 11, 12, 15–17, 52, 55–59, 82
 - GPU Graphics Processing Unit. 2, 3, 11–19, 21, 22, 32, 33, 35, 36, 40–45, 47, 48, 51, 52, 55–59, 71, 75, 77, 78, 82
 - SIMD Single Instruction, Multiple Data. 23–31, 82
 - SIMT Single Instruction, Multiple Threads. 13, 14, 18, 19, 21–33, 35, 36, 82
 - SM Streaming Multiprocessor. 23–31, 82
 - SMT Simultaneous Multithreading. 23–31, 82

References I



- [1] Chris McClanahan. "History and evolution of gpu architecture". In: A Survey Paper (2010). URL: http://mcclanahoochie.com/blog/wpcontent/uploads/2011/03/gpu-hist-paper.pdf.
- [2] Karl Rupp. Pictures: CPU/GPU Performance Comparison. URL: https://www.karlrupp.net/2013/06/cpu-gpu-and-michardware-characteristics-over-time/.
- [3] Mark Lee. Picture: kawasaki ninja. URL: https://www.flickr.com/photos/pochacco20/39030210/.
- [4] Shearings Holidays. Picture: Shearings coach 636. URL: https://www.flickr.com/photos/shearings/13583388025/.

References II



- [5] NVIDIA Corporation. Pictures: Pascal Blockdiagram, Pascal Multiprocessor. Pascal Architecture Whitepaper. URL: https://images.nvidia.com/content/pdf/tesla/ whitepaper/pascal-architecture-whitepaper.pdf.
- [6] Wes Breazell. Picture: Wizard. URL: https://thenounproject.com/wes13/collection/its-awizards-world/.