

## Tue, December 4

Invited Talk
Session | Location: Zentralinstitut für Elektronik, Forschungszentrum Jülich, Room 110 in Building 2.5

09:00 - 10:30 High Level Synthesis with Xilinx HLS

Speaker
Mr Eugen Krassin