



#### Practical Microsecond Real-Time Reinforcement Learning

Luca Scomparin, Michele Caselle, Andrea Santamaria Garcia, Chenran Xu, Timo Dritschler | 5-7 February 2024



#### www.kit.edu

# Karlsruhe Institute of Technology

#### **Table of contents**

#### 1. Introduction & Motivation

- Real-Time and its constraints
- Why is Real-Time AI hard?
- 2. Alternative computing platforms
- 3. Challenges of reusing existing implementations
- 4. Real-Time RL: experience accumulator and the KINGFISHER platform
- 5. Is  $\mu s$  Real-Time RL what you need?
- 6. Conclusion

Introduction & Motivation	FPGAs and more	Technical issues	KINGFISHER °	μ <i>s</i> RT RL 4U 000	Conclusion o

#### Motivation



#### Great data rate $\rightarrow$ lot of training data

Introduction & Motivation • 000 FPGAs and more Technical issues NINGFISHER  $\mu s \operatorname{RT} \operatorname{RL} 4U$  Conclusion o

#### Motivation



#### Great data rate $\rightarrow$ lot of training data

## Possibility of training online



#### Motivation



#### Great data rate $\rightarrow$ lot of training data

## Possibility of training online

### Timing constrains become relevant!



## What is Real-Time?



Shin and Ramanathan (1994) identify major components:

Correctness of a computation depends not only on the logical correctness but also on the time at which the results are produced.

- "time" is the most precious resource;
- reliability is crucial;
- environment of operation is an active component.

Predictability is fundamental!

Three possible levels/categories:

- hard, catastrophic consequences;
- *firm*, results produced late not useful;
- soft, later means decreasing usefulness.

Depending on environment, RL can be either one of these!

Introduction & Motivation	FPGAs and more	Technical issues	KINGFISHER 0	μ <i>s</i> RT RL 4U 000	Conclusion o

## Latency and throughput constraints



#### Latency

Time needed to produce output after input is received

#### Throughput

Maximum rate at which data can be processed



### **Issues of Real-Time AI**

- Current ML frameworks have mainly throughput in mind → no/little real-time optimization;
- use of batched execution on GPU  $\rightarrow$  not optimal for latency;
- conventional computing hardware not meant for low-latency real-time;
- it still works great for latency in the millisecond range!

FPGAs and more



Introduction & Motivation

000

#### FPGAs

 $\mbox{FPGA} \rightarrow \mbox{Field}$  Programmable Gate Arrays

- Iattice of logic blocks;
- "flow" of computation is user defined;
- extremely low overhead;
- not as high-performance as CPUs or GPUs.

Easier to enforce latency and throughput constraints! Not as trivial to program





### FPGAs

 $\mbox{FPGA} \rightarrow \mbox{Field}$  Programmable Gate Arrays

- Iattice of logic blocks;
- "flow" of computation is user defined;
- extremely low overhead;
- not as high-performance as CPUs or GPUs.

Easier to enforce latency and throughput constraints! Not as trivial to program



#### **FPGAs**

 $\mbox{FPGA} \rightarrow \mbox{Field}$  Programmable Gate Arrays

- Iattice of logic blocks;
- "flow" of computation is user defined;
- extremely low overhead;
- not as high-performance as CPUs or GPUs.

Easier to enforce latency and throughput constraints! Not as trivial to program



# Karlsruhe Institute of Technology



#### **FPGAs vs GPUs**

From Rothmann and Porrmann (2022):

- GPUs good for training of DNNs;
- RL algorithms use many GPU kernels with little computation;
- increased launch over-head.



## Heterogeneous platforms

Different computing platforms  $\rightarrow$  different benefits

Heterogeneous combine CPUs, FPGAs and "GPUs"

An example, AMD Versal:

- combines FPGAs and ARM CPUs;
- AI Engine array for heavy multiplication workloads;
- Network-on-Chip interconnect;
- high-speed interfaces.

# These computation unit work in synergy and share memory!



FPGAs and more







## Why can't we reuse code?

Instructions of different platforms are different!

There are several NN implementations. BUT:

- mostly throughput optimized;
- targeting different platforms;
- real-time not in mind.

Most NN deployment to FPGA quantize  $\rightarrow$  effect on RL algorithms?

Would be cool to directly translate agents into real-time, but we are not there yet.

An ONNX middle-layer for low-latency could be the solution!



# Karlsruhe Institute of Technology

# Why can't we reuse code?

Instructions of different platforms are different!

There are several NN implementations. BUT:

- mostly throughput optimized;
- targeting different platforms;
- real-time not in mind.

Most NN deployment to FPGA quantize  $\rightarrow$  effect on RL algorithms?

Would be cool to directly translate agents into real-time, but we are not there yet.

An ONNX middle-layer for low-latency could be the solution!





```
#define mat_N 64
std::vector<float> coeffs(mat_N*mat_N);
std::vector<float> data(mat_N);
std::vector<float> result(mat_N);
...
```

We need fast! What is the CPU doing?



```
#define mat_N 64
std::vector<float> coeffs(mat_N*mat_N);
std::vector<float> data(mat_N);
std::vector<float> result(mat_N);
...
```

```
Not optimized: exec time 280 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
          eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
      rax, -1616[rbp]
lea
          rsi. rdx
mov
           rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0. DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
. . .
```



. . .

```
#define mat_N 64
std::vector<float> coeffs(mat_N*mat_N);
std::vector<float> data(mat_N);
std::vector<float> result(mat_N);
...
```

```
Not optimized: exec time 280 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
          eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
      rax, -1616[rbp]
lea
           rsi. rdx
mov
           rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0. DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
```



```
#define mat_N 64
std::vector<float> coeffs(mat_N*mat_N);
std::vector<float> data(mat_N);
std::vector<float> result(mat_N);
...
```

```
Not optimized: exec time 280 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
          eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
      rax, -1616[rbp]
lea
           rsi. rdx
mov
           rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0. DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
. . .
```



```
Not optimized: exec time 280 \mu s
```

```
# result[j] += data[i] * coeffs[j+i*mat_N];
```

```
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0. DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
      eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
lea rax, -1616[rbp]
   rsi. rdx
mov
   rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0, DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
```

```
Optimized (-03 -march=native): exec time 8.8 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
.119:
vmovaps ymm1, ymm0
vbroadcastss vmm0. DWORD PTR [rdx]
add
         rax, 256
vfmadd231ps ymm8, ymm0, YMMWORD PTR -256[rax]
... x5
vfmadd231ps ymm2, ymm0, YMMWORD PTR -64[rax]
add
         rdx. 4
vfmadd132ps ymm0, ymm1, YMMWORD PTR -32[rax]
cmp rcx, rax
ine
          .119
```



Not optimized: exec time 280  $\mu s$ 

```
# result[j] += data[i] * coeffs[j+i*mat_N];
```

```
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0. DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
      eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
lea rax, -1616[rbp]
   rsi. rdx
mov
   rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0, DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
```

```
Optimized (-03 -march=native): exec time 8.8 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
.119:
vmovaps ymm1, ymm0
vbroadcastss vmm0. DWORD PTR [rdx]
add
         rax, 256
vfmadd231ps ymm8, ymm0, YMMWORD PTR -256[rax]
... x5
vfmadd231ps ymm2, ymm0, YMMWORD PTR -64[rax]
add
         rdx. 4
vfmadd132ps ymm0, ymm1, YMMWORD PTR -32[rax]
cmp
         rcx, rax
ine
          .119
```



Not optimized: exec time 280  $\mu s$ 

```
# result[j] += data[i] * coeffs[j+i*mat_N];
```

```
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0. DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
     eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
lea rax, -1616[rbp]
   rsi. rdx
mov
   rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0, DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
```

```
Optimized (-03 -march=native): exec time 8.8 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
.119:
vmovaps ymm1, ymm0
vbroadcastss ymm0, DWORD PTR [rdx]
add
         rax, 256
vfmadd231ps ymm8, ymm0, YMMWORD PTR -256[rax]
... x5
vfmadd231ps ymm2, ymm0, YMMWORD PTR -64[rax]
add
          rdx. 4
vfmadd132ps vmm0, vmm1, YMMWORD PTR -32[rax]
cmp
         rcx, rax
ine
          .119
```

pprox 30 improvement by doing 8 mult per cycle!



Not optimized: exec time 280  $\mu s$ 

```
# result[j] += data[i] * coeffs[j+i*mat_N];
```

```
. . .
movss xmm0, DWORD PTR [rax]
mulss xmm0. DWORD PTR -1780[rbp]
movss DWORD PTR -1780[rbp], xmm0
     eax, DWORD PTR -1764[rbp]
mov
movsx rdx. eax
lea rax, -1616[rbp]
   rsi. rdx
mov
   rdi. rax
mov
call ZNSt6vectorIfSaIfEEixEm
movss xmm0, DWORD PTR [rax]
addss xmm0, DWORD PTR -1780[rbp]
movss DWORD PTR [rax], xmm0
```

```
Optimized (-03 -march=native): exec time 8.8 \mu s
# result[i] += data[i] * coeffs[i+i*mat_N];
.119:
vmovaps ymm1, ymm0
vbroadcastss ymm0, DWORD PTR [rdx]
add
         rax, 256
vfmadd231ps ymm8, ymm0, YMMWORD PTR -256[rax]
... x5
vfmadd231ps ymm2, ymm0, YMMWORD PTR -64[rax]
add
         rdx. 4
vfmadd132ps vmm0, vmm1, YMMWORD PTR -32[rax]
cmp
         rcx, rax
ine
          .119
```

Compiler made assumptions on HW!

 $\approx$  30 improvement by doing 8 mult per cycle!



#### **AI Engine compiler**

## Do these free optimizations work also for the Versal AI Engines?



12/17 5-7 Feb 2024 Luca Scomparin:  $\mu s$  Real-Time RL

#### **AI Engine compiler**



Introduction & Motivation	FPGAs and more	Technical issues ○○●	KINGFISHER o	μ <i>s</i> RT RL 4U 000	Conclusion o

NOP:

#### **AI Engine compiler**



```
v8float* restrict data_v8 = (v8float*) data:
v8float* restrict coeffs_v8 = (v8float*) coeffs;
v8float* restrict res_v8 = (v8float*) res;
for (int i8 = 0; i8 < 8; i8++)
                                                        2
for (int el = 0: el < 8: el++)</pre>
                                                        3
for (int i8 = 0; i8 < 8; i8++)
    res_v8[j8] = fpmac(
        res_v8[j8],
                                                        4
        data_v8[i8],
        el.
        0x0.
                                                        5
        coeffs_v8[j8+el*8+i8*64],
        0x0.
        0x76543210
    );
Introduction & Motivation
                           FPGAs and more
                                                 Technical issues
```

1 VLDA wd1, [sp, #-64]; NOP; VMOV wd1, wr1;  $\rightarrow$  VFPMAC wd1, r5, wd1, ya, r11, cl2, wc0, #0, cl0, → #0. cl1 VLDA wc0, [p5], m0; NOP; VMOV wr1, wr2 NOP; NOP; VMOV wr2, wd1;  $\rightarrow$  VFPMAC wr3, r0, wr3, va, r11, cl2, wc1, #0, cl0, → #0. cl1 NOP; NOP: NOP:  $\rightarrow$  VFPMAC wr2, r2, wr2, ya, r11, cl2, wc1, #0, cl0, → #0, cl1 NOP: NOP: VLDA.SPIL wd1. [sp. → #-160]; VFPMAC wd1, r1, wd1, ya, r11, cl2, wc0, → #0, cl0, #0, cl1

Introduction & Motivation PPGAs and more oo Technical issues oo KINGFISHER µs RT RL 4U Conclusion oo

12/17 5-7 Feb 2024 Luca Scomparin:  $\mu s$  Real-Time RL

# Karlsruhe Institute of Technology

#### Al Engine compiler

```
v8float* restrict data_v8 = (v8float*) data:
v8float* restrict coeffs_v8 = (v8float*) coeffs;
v8float* restrict res_v8 = (v8float*) res;
for (int i8 = 0; i8 < 8; i8++)
for (int el = 0; el < 8; el++)</pre>
for (int j8 = 0; j8 < 8; j8++)
    res_v8[j8] = fpmac(
        res_v8[j8],
        data_v8[i8],
        el.
        0x0.
        coeffs_v8[j8+el*8+i8*64],
        0x0.
        0x76543210
    );
Introduction & Motivation
                           FPGAs and more
                                                 Technical issues
                                                 000
```

#### Conclusion

KINGFISHER

Specialized optimization required! The compiler does not save you!

#### 12/17 5-7 Feb 2024 Luca Scomparin: µs Real-Time RL

Institute for Data Processing and Electronics

Conclusion

μs RT RL 4U

#### The KINGFISHER RL platform



Experience accumulator

Real-Time inference BUT Offline/Batched training

Introduction & Motivation PPGAs and more oo Technical issues oo HINGFISHER  $\mu s \operatorname{RT} \operatorname{RL} 4U$  Conclusion o



## The KINGFISHER RL platform

#### Experience accumulator

Real-Time inference BUT Offline/Batched training

Pros:

- + "easy" real-time;
- + can use complex training algorithms;
- + can use GPUs and other accelerators;
- + training time reward definition<sup>™</sup>.

Cons:

- data inefficient;
- actor design is critical;
- training overhead.

Introduction & Motivation



FPGAs and more

# Karlsruhe Institute of Technology

#### Less is more

An example: control of the microbunching instability at KARA Environment  $\rightarrow x_i$  Coherent Sychrotron Radiation power each turn

#### **Initial approach**

$$\textit{O} = \{\mu_{\text{CSR}}, \sigma_{\text{CSR}}, \textit{m}_{\text{trend}}, \textit{A}_{\text{FFT max}}, \textit{f}_{\text{FFT max}}, \Delta_{\theta}\}$$

 $A = \{A_{mod}, f_{mod}\}$ 

Issue! FFT and cross-correlation needed with  $O(10 \ \mu s)$  latency



#### 14/17 5-7 Feb 2024 Luca Scomparin: $\mu s$ Real-Time RL

Institute for Data Processing and Electronics

Conclusion

 $\mu s$  RT RL 4U

000

#### Less is more

Introduction & Motivation

An example: control of the microbunching instability at KARA Environment  $\rightarrow x_i$  Coherent Sychrotron Radiation power each turn

#### **Initial approach**

$$\textit{O} = \{\mu_{ extsf{CSR}}, \sigma_{ extsf{CSR}}, \textit{m}_{ extsf{trend}}, \textit{A}_{ extsf{FFT} \max}, \textit{f}_{ extsf{FFT} \max}, \Delta_{ heta}\}$$

 $A = \{A_{mod}, f_{mod}\}$ 

Issue! FFT and cross-correlation needed with  $O(10 \ \mu s)$  latency

FPGAs and more

Technical issues

#### New approach

 $O = \{N \text{ latest } x_i\}$ 

A = action or delta-action

Hardware friendly! Still rich of information

KINGFISHER



#### 14/17 5-7 Feb 2024 Luca Scomparin: $\mu s$ Real-Time RL

Institute for Data Processing and Electronics

#### Less is more

An example: control of the microbunching instability at KARA Environment  $\rightarrow x_i$  Coherent Sychrotron Radiation power each turn

#### Initial approach

$$\mathcal{O} = \{\mu_{ extsf{CSR}}, \sigma_{ extsf{CSR}}, \textit{m}_{ extsf{trend}}, \textit{A}_{ extsf{FFT} \max}, \textit{f}_{ extsf{FFT} \max}, \Delta_{ heta}\}$$

 $A = \{A_{mod}, f_{mod}\}$ 

Issue! FFT and cross-correlation needed with  $O(10 \ \mu s)$  latency

Simplify problem definition with real-time Digital Signal Processing

Choose smaller models ( $\approx$  128 fully connected neurons)

Introduction & Motivation	FPGAs and more	Technical issues	KINGFISHER o	$\mu s$ RT RL 4U $\bullet \circ \circ$	Conclusion o
---------------------------	----------------	------------------	-----------------	---	-----------------

#### New approach

 $O = \{N \text{ latest } x_i\}$ 

A = action or delta-action

Hardware friendly! Still rich of information





ReLU is easy and efficient to implement both in floating-point and integer representations

SIGN **EXPONENT (8 BITS)** FRACTION (23 BITS) 0 1 0 0 0 0 0 1 1 0 n Ω n 0 Ω Ω n 0 Ω 0 0 0 0 = 18 $(-1)^0 \times 2^4$  $1.001_{2}$ Х



ReLU is easy and efficient to implement both in floating-point and integer representations

SIGN **EXPONENT (8 BITS)** 





ReLU is easy and efficient to implement both in floating-point and integer representations

SIGN **EXPONENT (8 BITS)** 



Extremely fast O(ns) and parallellizable operation



ReLU is easy and efficient to implement both in floating-point and integer representations

**EXPONENT (8 BITS)** SIGN

0



Extremely fast O(ns) and parallellizable operation On AIE ReLU(x) = max {x, 0} single instruction on 8 values

## Is Real-Time RL what you need?

Requirements:

- Iow-latency diagnostics & actions;
- implementable policy (no µs ChatGPT, sorry)
- high data production rate.

Pros & Cons:

- no sim2real issues;
- + can directly try on environment;
- + for complex dynamics  $\rightarrow$  faster than simulation;
- choice of policy is limited;
- careful observation and action design;
- fast safety measures;
- not everything can be done "fast".

Introduction	&	Motivation
0000		

FPGAs and more

Technical issues





#### READY TO DEPLOY!

Conclusion

### Conclusion

- µs Real-Time RL is a viable option
- Its performance is problem dependent
- FPGAs and Heterogeneous platforms are the key
- Hardware aware problem design is fundamental



AlexBlechman

Programming is chaotic magic. There are no rules. You ask a game dev "Can the player summon a giant demon that bursts from the ground in an explosion of lava?" and they'll say "sure, that's easy" and then you'll ask "can the player wear a scarf?" and they'll go "oof"

#### Sounds interesting? Let's find more applications!

Introduction & Motivation

FPGAs and more

Technical issues

KINGFISHER

us RT RL 4U

Conclusion

17/17 5-7 Feb 2024 Luca Scomparin: µs Real-Time RL

