

# INTEL® OPTIMIZED AI FRAMEWORKS: TENSORFLOW\*


Dr. Fabio Baruffa & Shailen Sobhee Technical Consulting Engineers, Intel IAGS




# **INTRODUCTION TO NEURAL NETWORK**

### **LINEAR CLASSIFIER: SINGLE PERCEPTRON**

#### Linear classifier can solve the **AND** problem.




### **LINEAR CLASSIFIER: SINGLE PERCEPTRON**




### **LINEAR CLASSIFIER: SINGLE PERCEPTRON**

Linear classifier can solve the **OR** problem.



### WHAT IS WRONG WITH LINEAR CLASSIFIERS ON XOR GATE?




XOR The counter example to all models

We need two straight line for separation




### **MULTILAYER PERCEPTRON**



Threshold to 0 or 1

íntel

### **MULTILAYER PERCEPTRON**




Threshold to 0 or 1


Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.


(intel)

### **MOTIVATION FOR NEURAL NETS**

- Use biology as inspiration for mathematical model
- Get signals from previous neurons
- Generate signals (or not) according to inputs
- Pass signals on to next neurons≈
- By layering many neurons, can create complex model








**Optimization Notice** 



### **DEEP LEARNING NEURAL NETWORK**






### **IMAGES RECOGNITION**

#### http://cs231n.stanford.edu/


### Training:

- Use neural network techniques to gather common information among one category objects. → Model
- Inference:
  - Use the gathered common information (model) for prediction or/and generation.




### **TRAINING TECHNIQUE**

- Techniques used for training and inference
  - Forward propagation
    - Go through the network in forward direction
    - Yield result of the model
  - Backward propagation
    - Go through the network in backward direction
    - Check how different results of the model is against correct answers
    - Update model parameters based on the differences







### **TRAINING AND INFERENCE**



### **NEURAL NETWORK PLAYGROUND**





#### **Optimization Notice**

Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. intel

	Deep Neural Network (DNN)		
Convolution Neural N (CNN)	letwork	Recurrent Neural Network (RNN)	8
Image Recognition, Outline of object in an image, Video processing		Image captioning, Text generation, Language translation	
Hierarchical		Sequential	
extract position invariant features		model units in sequence	
Learns to recognize patterns across space		Learns to recognize patterns across time	
The lines and curves I saw will help me recognize the faces and objects		What I spoke last will impact what I will speak next	

The number of neurons in a layer (hidden size) and batch size can make DNN performance vary dramatically. This suggests that optimization of these two parameters is crucial to good performance of both CNNs and RNNs <sup>(1)</sup>

Types of RNN					
Long Short-Term Memory	Gated Recurrent Unit				
(LSTM)	(GRU)				


In empirical evaluations, Chung et al. (2014) and Jozefowicz et al. (2015) found there is no clear winner between GRU and LSTM. In many tasks, they yield comparable performance and tuning hyperparameters like layer size is often more important than picking the ideal architecture <sup>(1)</sup>

(1) Comparative Study of CNN and RNN for Natural Language Processing : https://arxiv.org/pdf/1702.01923.pdf Image Source: https://www.slideshare.net/sheemap/convolutional-neural-netwoks

### **DEEP LEARNING OPERATIONS**

- **Fully Connected** •
- **Convolution 2D**
- **Convolution 3D**
- **Batch Normalization**
- ReLU
- Dropout
- RNN








Figure 2. Normalization methods. Each subplot shows a feature map tensor, with N as the batch axis, C as the channel axis, and (H, W)as the spatial axes. The pixels in blue are normalized by the same mean and variance, computed by aggregating the values of these pixels.

#### **Optimization Notice**

Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. Intel Confidential

(4 x 0) (0 × 0)

(0 x 0)

(0 x 0)

(0 x 1)

(0 x 1) (0 × 0)

(0 x 1)

-8

### **WHY DO WE NEED DEEP LEARNING FRAMEWORKS?**

- Questions:
  - How long will it take to write code to implement those processes?
  - Are you willing to write code to implement those processes every time when you would like to develop a new topology?
- Deep learning frameworks implemented these complicated operations for you
  - Easy to use
  - High efficiency for development of topologies
  - Even if you don't understand mathematic theories underneath



### INTEL<sup>®</sup> AI OPTIMIZED FRAMEWORKS

Popular DL Frameworks are now optimized for CPU!

### **CHOOSE YOUR FAVORITE FRAMEWORK**



See installation guides at <u>ai.intel.com/framework-optimizations/</u>

More under optimization: Caffe<sup>2</sup> PYTÖRCH<sup>\*</sup>

SEE ALSO: Machine Learning Libraries for Python (Scikit-learn, Pandas, NumPy), R (Cart, randomForest, e1071), Distributed (MlLib on Spark, Mahout) \*Limited availability today Other names and brands may be claimed as the property of others.



## AI (ML & DL) SOFTWARE STACK FOR INTEL® PROCESSORS



Deep learning and AI ecosystem includes edge and datacenter applications.

- Open source frameworks (Tensorflow\*, MXNet\*, PyTorch\*, PaddlePaddle\*)
- Intel deep learning products (, BigDL, OpenVINO<sup>™</sup> toolkit)
- In-house user applications

Intel<sup>®</sup> MKL and Intel<sup>®</sup> MKL-DNN optimize deep learning and machine learning applications for Intel<sup>®</sup> processors :

- Through the collaboration with framework maintainers to upstream changes (Tensorflow\*, MXNet\*, PyTorch, PaddlePaddle\*)
- Through Intel-optimized forks (Caffe\*)
- By partnering to enable proprietary solutions

**Intel® MKL-DNN** is an open source performance library for deep learning applications (available at <u>https://github.com/intel/mkl-dnn</u>)

- Fast open source implementations for wide range of DNN functions
- Early access to new and experimental functionality
- Open for community contributions

**Intel® MKL** is a proprietary performance library for wide range of math and science applications

Distribution: Intel Registration Center, package repositories (apt, yum, conda, pip), Intel® Parallel Studio XE, Intel® System Studio





# **INTRODUCTION TO TENSORFLOW\***

### **WHAT IS TENSORFLOW?**

- Framework for math using Computation Graphs
- Has features specifically for machine learning
- Primary interface is Python, integrates NumPy
- Designed to be flexible, scalable and deployable




- Easy to install including the Intel<sup>®</sup> optimization via using conda
  - conda install tensorflow -c intel

https://software.intel.com/en-us/articles/intel-optimization-for-tensorflow-installation-guide




### **COMPUTATION GRAPH**






### **COMPUTATION GRAPH**






### **DATA FLOW**






### **TWO-STEP PROGRAMMING PATTERN**

1. Define a computation graph





2. Run the graph





### **DEFINE A COMPUTATIONAL GRAPH**






### **RUN THE GRAPH**

We use a **Session** object to execute graphs. Each **Session** is dedicated to a single graph.

>>> sess = tf.Session()

	Session	sess
Graph: defa	ult	)
Variable val	ues:	
		·/






## **SETUP THE CONFIGURATION (OPTIONAL)**

>>> tf.Session(config=config)

	Session	sess
Graph: defau	lt	)
Variable valu	es:	
		)







### **INITIALIZE THE VALUES**

placeholders require data to fill them in when the graph is run

We do this by creating a dictionary mapping **Tensor** keys to numeric values

>>> feed\_dict = {a: 3.0, b: 2.0}







### **EXECUTE THE GRAPH**

We execute the graph with sess.run(fetches, feed\_dict)

sess.run returns the fetched values as a NumPy array

>>> out = sess.run(d, feed\_dict=feed\_dict)





### MAIN TENSORFLOW API



### Graph

Container for operations and tensors

Operation

- Nodes in the graph
- Represent computations

Tensor

- Edges in the graph
- Represent data

Scalar Vector MatrixTensor1 $\begin{bmatrix} 1 \\ 2 \end{bmatrix}$  $\begin{bmatrix} 1 & 2 \\ 3 & 4 \end{bmatrix}$  $\begin{bmatrix} 1 & 2 \\ 1 & 7 \end{bmatrix}$  $\begin{bmatrix} 3 & 2 \\ 2 & 4 \end{bmatrix}$ 

Source: https://hadrienj.github.io/posts/Deep-Learning-Book-Series-2.1-Scalars-Vectors-Matrices-and-Tensors/





## **TENSORFLOW\* GRAPH EXAMPLE:** TensorFlowBasic.ipynb




# **NEURAL NETWORK WITH TENSORFLOW\***

### **NEURAL NETWORK**

Use biology as inspiration for math model


Neurons:

- Get signals from previous neurons
- Generate signal (or not) according to inputs
- Pass that signal on to future neurons
- By layering many neurons, can create complex model






### **READS ROUGHLY THE SAME AS A TENSORFLOW GRAPH**






### **READS ROUGHLY THE SAME AS A TENSORFLOW GRAPH**






### **TYPES OF ACTIVATION FUNCTIONS**



- Sigmoid function
  - Smooth transition in output between (0,1)
- Tanh function
  - Smooth transition in output between (-1,1)
- ReLU function
  - f(x) = max(x,0)
- Step function
  - f(x) = (0,1)




### **INSIDE A SINGLE NEURON (TENSORFLOW GRAPH)**





## **INSIDE A SINGLE NEURON (TENSORFLOW GRAPH)**







## **TENSORFLOW\* NEURON EXAMPLE:** TensorNeuronBasic.ipynb



## INTEL® TENSORFLOW\* OPTIMIZATION

### INTEL<sup>®</sup> TENSORFLOW\* OPTIMIZATIONS

- 1. <u>Operator optimizations</u>: Replace default (Eigen) kernels by highly-optimized kernels (using Intel<sup>®</sup> MKL-DNN)
- 2. <u>Graph optimizations</u>: Fusion, Layout Propagation
- 3. System optimizations: Threading model






# BEFORE GIVING MORE DETAILS RUN: TENSORFLOW\* BENCHMARK

### **OPERATOR OPTIMIZATIONS**

In TensorFlow, computation graph is a data-flow graph.





### **OPERATOR OPTIMIZATIONS**

Replace default (Eigen) kernels by highly-optimized kernels (using Intel® MKL-DNN)

- Intel<sup>®</sup> MKL-DNN has optimized a set of TensorFlow operations.
- Library is open-source (https://github.com/intel/mkldnn) and downloaded automatically when building TensorFlow.

Forward	Backward				
Conv2D	Conv2DGrad				
Relu, TanH, ELU	ReLUGrad, TanHGrad, ELUGrad				
MaxPooling	MaxPoolingGrad				
AvgPooling	AvgPoolingGrad				
BatchNorm	BatchNormGrad				
LRN	LRNGrad				
MatMul, Concat					

### **FUSING COMPUTATIONS**

On Intel processors a high % of time is typically spent in BW-limited ops

 ~40% of ResNet-50, even higher for inference

The solution is to fuse BW-limited ops with convolutions or one with another to reduce the # of memory accesses

- Conv+ReLU+Sum, BatchNorm+ReLU, etc
- Done for inference, WIP for training




### The FWKs are expected to be able to detect fusion opportunities

IntelCaffe already supports this

Major impact on implementation


- All the impls. must be made aware of the fusion to get max performance
- Intel MKL-DNN team is looking for scalable solutions to this problem

### **GRAPH OPTIMIZATIONS: FUSION**





### **GRAPH OPTIMIZATIONS: LAYOUT PROPAGATION**



• All MKL-DNN operators use highly-optimized layouts for TensorFlow tensors.

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

(intel) 4


### MORE ON MEMORY CHANNELS: MEMORY LAYOUTS

Most popular memory layouts for image recognition are **nhwc** and **nchw** 

 Challenging for Intel processors either for vectorization or for memory accesses (cache thrashing)

Intel MKL-DNN convolutions use blocked layouts

- Example: nhwc with channels blocked by 16 nChw16c
- Convolutions define which layouts are to be used by other primitives
- Optimized frameworks track memory layouts and perform reorders only when necessary




### DATA LAYOUT HAS A BIG IMPACT

- Continuous access to avoid gather/scatter
- Have iterations in inner most loop to ensure high vector utilization
- Maximize data reuse; e.g. weights in a convolution layer


Overhead of layout conversion is sometimes negligible, compared with operating on unoptimized layout

21	18	32	6	3	
1	8	92	37	29	44
40	11	9	22	3	26
23	3	47	29	88	1
5	15	16	22	46	12
	29	9	13	11	1



Optimization Notice

### **LOW-PRECISION INFERENCE**






### **SYSTEM OPTIMIZATIONS: LOAD BALANCING**

TensorFlow graphs offer opportunities for parallel execution.

Threading model

- 1. inter\_op\_parallelism\_threads = max number
   of operators that can be executed in parallel
- 2. intra\_op\_parallelism\_threads = max number of threads to use for executing an operator
- 3. OMP\_NUM\_THREADS = MKL-DNN equivalent of intra\_op\_parallelism\_threads



### **PERFORMANCE GUIDE**

tf.ConfigProto is used to set the inter\_op\_parallelism\_threads and intra\_op\_parallelism\_threads configurations of the Session object.

>>> config = tf.ConfigProto()
>>> config.intra\_op\_parallelism\_threads = 56
>>> config.inter\_op\_parallelism\_threads = 2
>>> tf.Session(config=config)

#### https://www.tensorflow.org/performance/performance\_guide#tensorflow\_with\_intel\_mkl\_dnn



### **PERFORMANCE GUIDE**

Maximize TensorFlow\* Performance on CPU: Considerations and Recommendations for Inference Workloads: <u>https://software.intel.com/en-us/articles/maximize-tensorflow-performance-on-cpu-</u> <u>considerations-and-recommendations-for-inference</u>

Example setting MKL variables with python **os.environ** :

os.environ["KMP\_BLOCKTIME"] = "1" os.environ["KMP\_AFFINITY"] = "granularity=fine,compact,1,0" os.environ["KMP\_SETTINGS"] = "0" os.environ["OMP\_NUM\_THREADS"] = "56"

#### Tuning MKL for the best performance

This section details the different configurations and environment variables that can be used to tune the MKL to get optimal performance. Before tweaking various environment variables make sure the model is using the NCHW (channels\_first) data format. The MKL is optimized for NCHW and Intel is working to get near performance parity when using NHWC.

MKL uses the following environment variables to tune performance:

- KMP\_BLOCKTIME Sets the time, in milliseconds, that a thread should wait, after completing the execution of a parallel region, before sleeping.
- KMP\_AFFINITY Enables the run-time library to bind threads to physical processing units.
- KMP\_SETTINGS Enables (true) or disables (false) the printing of OpenMP\* run-time library environment variables during program execution.

Intel Tensorflow\* install guide is available → <u>https://software.intel.com/en-</u> <u>us/articles/intel-optimization-for-tensorflow-</u> <u>installation-guide</u>

OMP\_NUM\_THREADS - Specifies the number of threads to use.

#### **Optimization Notice**





## **BENCHMARK RESULT**

## **BENCHMARKS/TF\_BENCH.SH**

Generating training model							
Initial	izing graph						
Running	warm up						
Done was	rm up						
Step	Img/sec tota	al_loss					
1	<pre>images/sec:</pre>	3.7 +/-	0.0	(jitter =	0.0)	7.780	
10	<pre>images/sec:</pre>	3.8 +/-	0.0	(jitter =	0.1)	7.877	
20	<pre>images/sec:</pre>	3.9 +/-	0.0	(jitter =	0.1)	7.744	
30	images/sec:	3.8 +/-	0.0	(jitter =	0.1)	7.672	
total in	mages/sec: 3	.84					

**Tensorflow\*** 

Generating training model								
Initializing gr	caph							
Running warm up	<u>,</u>							
Done warm up								
Step Img/sec	: total_loss							
1 images/	/sec: 17.3 +/-	0.0 (	jitter =	0.0)	7.993			
10 images/	/sec: 17.6 +/-	0.1 (	jitter =	0.4)	7.854			
20 images/	/sec: 17.6 +/-	0.1 (	jitter =	0.5)	7.726			
30 images/	/sec: 17.7 +/-	0.1 (	jitter =	0.4)	7.360			
total images/sec: 17.69								


### Tensorflow\* with Intel® MKL-DNN

######## E:	ĸe	cutive Sur	nma	ar	y #####	****		
Environment	I	Network		1	Batch	Size	I	Images/Second
Default Optimized								



# **CONVOLUTIONAL NEURAL NETWORK (CNN)**

### **DEEP LEARNING TRAINING**




Complex Networks with billions of parameters can take days to train on a modern processor

Hence, the need to reduce time-to-train using a cluster of processing nodes




### **CONVOLUTION NEURAL NETWORK LAYERS**




https://www.mathworks.com/help/nnet/ug/introduction-to-convolutional-neural-networks.html

Optimization Notice Copyright © 2019, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. **CNN** 


### **CONVOLUTION = MULTIPLY - ADD OP.**



Image




Convolved Feature






### **DEEP LEARNING TRAINING & INFERENCE**





# HANDS-ON

### **IMAGE CLASSIFICATION OF THE MNIST DATASET**



Source:https://www.easy-tensorflow.com/tf-tutorials/convolutional-neural-nets-cnns

• Implementation of a simple Convolutional Neural Network in TensorFlow with two convolutional layers, followed by two fully-connected layers at the end



### **TENSORFLOW: CNN\_MNIST.IPYNB**

### Let's try to run this example a observe the performance

#### Standard Python and Tensorflow installation

- source activate python-3.6
- pip show tensorflow | grep Location
  - useful to locate the TF installation for see the library linked: ldd \$Location/tensorflow,
- rm -rf mnist\_convnet\_model/\*
- Run the sample: time python cnn\_mnist.py

#### Intel Python and Optimized Tensorflow

- source activate intel-py
- pip show tensorflow | grep Location
  - useful to locate the TF installation for see the library linked: ldd \$Location/tensorflow,
- rm-rf mnist\_convnet\_model/\*
- export export MKLDNN VERBOSE=1



### Legal Disclaimer & Optimization Notice

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2019, Intel Corporation. All rights reserved. Intel, the Intel logo, Pentium, Xeon, Core, VTune, OpenVINO, Cilk, are trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804





Software