



# A Flash Introduction to a Physicist

IPE Seminar: Getting to Know  
Ahmed Qamesh | April 16, 2026



# Section 1

## Motivation



- The **”Getting to Know”** seminar series aims to welcome new colleagues at Institute for data Processing and Electronics (IPE).
- I am here for more than a year but it is always an exciting step – and a great opportunity to **meet people!**
- I would like to take this chance to tell you a bit about:
  - Where I come from and how I got here
  - The experiences that shaped my research
  - What I am looking forward to working on at IPE
- I hope this talk is the beginning of many great **collaborations and conversations!**










# in a nut shell








# Motivation

## Who Am I?

- Name: Ahmed Qamesh
- Current Position: Postdoctoral Researcher at IPE
- Group: HGCAL
- Contact Information: [ahmed.qamesh@kit.de](mailto:ahmed.qamesh@kit.de)

## Education:

- [2019 - 2024]: **PhD in Physics**, University of Wuppertal, Germany.  
Thesis: *An FPGA-based Data Aggregator for the New ATLAS ITk Pixel DCS.*
- [2016 - 2019]: **Master of Physics**, University of Bonn, Germany.  
Thesis: *X-ray Irradiation and Calibration of the RD53A Pixel Read-out Chip.*







# Motivation

Who Am I?



## Employment History:

Motivation



My PhD Journey So Far...



My Postdoc Journey (2025 till Now)



Summary



Backup Slides



References

Glossary

# Motivation

Who Am I?

## Employment History:



شركة النصر للكيماويات الوسيطة  
El-Wasr Co. for Intermediate Chemicals

Motivation



My PhD Journey So Far...



My Postdoc Journey (2025 till Now)



Summary



Backup Slides



References

Glossary

# Motivation

Who Am I?

## Employment History:



شركة النصر للكيماويات الوسيطة  
El-Wasr Co. for Intermediate Chemicals



Motivation



My PhD Journey So Far...



My Postdoc Journey (2025 till Now)



Summary



Backup Slides



References

Glossary

# Motivation

Who Am I?

## Employment History:



شركة النصر للكيماويات الوسيطة  
El-Nasr Co. for Intermediate Chemicals



## Research Interest:

- Detector development, including beam tests, system debugging, and hardware testing.
- Development of firmware and software for FPGAs and embedded systems.
- Further development, construction, and testing, integration of existing systems.

Motivation



My PhD Journey So Far...



My Postdoc Journey (2025 till Now)



Summary



Backup Slides



References

Glossary

## Section 2


# My PhD Journey So Far...




# **The LHC and its Upgrade**

# The ATLAS Inner Detector in the New Upgrade

- The High Luminosity LHC (HL-LHC) demands major upgrades to the Inner Detector (ID) of the ATLAS Detector (Slide 38):
- The ID will be replaced by the all-silicon-based **Inner Tracker (ITk)**.
- The Pixel detector area of the ID will increase from  $2 \text{ m}^2$  to  $13 \text{ m}^2$ .



(a) The ATLAS Phase-II ITk layout [1].



(b) A quadrant from the point of interaction [2].

- A **Serial Powering (SP)** approach is used for the Pixel detector powering.
  - Reduce the material budget.
  - Decrease cable power losses.
- A new **Detector Control System (DCS)** is required for Monitoring and control of hardware.




# MOPS and the Serial Powering Chain

## The Serial Powering Scheme:

- All the modules are powered in series.
- The FEs on a single module are powered in parallel.
- Up to 13 modules per SP chain.
- One Monitoring Of Pixel System (MOPS)/ SP chain.

## The New Monitoring Of Pixel System (MOPS):

- Feedback per detector module is managed by an on-detector chip, known as the **MOPS** [3, 4].
- Monitors the temperatures and voltages of individual modules in the SP chain.
- High reliability across all operational phases (commissioning, calibration, and data-taking).
- Active even when the detector is idle.



# The Need for a Scalable Solution for MOPS

## 1. Powering Scheme:

- Voltage supply (1.4 V to 2 V).
- Independent of the Serial Powering chains and the Opto-System.

## 2. Monitoring Scheme:

- Real-time data aggregation for  $\approx 1200$  MOPS.
- Refresh rate  $\approx 5$  s.
- Control is provided via the DCS computer ( $\approx 140$  m of cabling).

## 3. Communication Scheme:

- **840 CAN buses** for all on-detector components ( $\leq 2$  MOPS per CAN bus).
- **64 CAN buses** for the Opto-System ( $\leq 4$  MOPS per CAN bus).

# The Need for a Scalable Solution for MOPS

## 1. Powering Scheme:

- Voltage supply (1.4 V to 2 V).
- Independent of the Serial Powering chains and the Opto-System.

## 2. Monitoring Scheme:

- Real-time data aggregation for  $\approx 1200$  MOPS.
- Refresh rate  $\approx 5$  s.
- Control is provided via the DCS computer ( $\approx 140$  m of cabling).



## 3. Communication Scheme:

- **840 CAN buses** for all on-detector components ( $\leq 2$  MOPS per CAN bus).
- **64 CAN buses** for the Opto-System ( $\leq 4$  MOPS per CAN bus).

# The Need for a Scalable Solution for MOPS

## 1. Powering Scheme:

- Voltage supply (1.4 V to 2 V).
- Independent of the Serial Powering chains and the Opto-System.

## 2. Monitoring Scheme:

- Real-time data aggregation for  $\approx 1200$  MOPS.
- Refresh rate  $\approx 5$  s.
- Control is provided via the DCS computer ( $\approx 140$  m of cabling).

## 3. Communication Scheme:


- **840 CAN buses** for all on-detector components ( $\leq 2$  MOPS per CAN bus).
- **64 CAN buses** for the Opto-System ( $\leq 4$  MOPS per CAN bus).



# The Integration Solution of the MOPS Chip

## MOPS-Hub

An FPGA-based interface designed to aggregate monitoring data between the MOPS chips and the DCS computers.




*The MOPS-Hub Crate [front view].*

Location : On the walls of the ATLAS Cavern, a connection area called **Patch Panel 3 (PP3)**.

- **Power distribution:** on PP3-Power module.
- **The CAN interface:** in a hardware called CAN Interface Card (CIC).
- **The CAN protocol:** in the FPGA firmware, called PP3-FPGA.
- All hardware components are housed in what is called the MOPS-Hub crate.

# Design and Architecture of the MOPS-Hub



*The complete MOPS-Hub network.*

## ■ ATLAS standard components:

- Embedded Monitoring and Control Interface (EMCI) (with IpGBT as a core component).
- Embedded Monitoring Processor (EMP).

# My PhD Life Cycle



Motivation  
○○○○

My PhD Journey So Far...  
○○○○○○●○○○○○○○○○○○○○○○○○○

My Postdoc Journey (2025 till Now)  
○○

Summary  
○○○

Backup Slides  
○○○○○○

References

Glossary

# **MOPS-Hub From Concept to Reality**

# MOPS-Hub Requirements

- The MOPS-Hub lives at **PP3** – on the walls of the ATLAS cavern (not a friendly environment!).

## 1. Electrical:

- Must be **isolated** from the detector ground
- Must tolerate voltage drops over 70 m of cabling
- Operates at only 1.4 V to 2 V



The walls of the ATLAS cavern  
is not a friendly environment!

## 2. Magnetic Field:

- Exposed to  $\approx 100$  mT from the ATLAS solenoid
- Standard components may simply **fail**

## 3. Communication:

- **CAN buses:** non-standard 1.2 V physical layer
- **eLinks:** low-voltage differential lines to EMCI
- **SPI:** board monitoring and power control

## 4. Radiation:

- Total Ionizing Dose (TID) up to  $\approx 90$  Gy (with safety factor)
- Neutron fluence up to  $9 \times 10^{11}$  Neq/cm<sup>2</sup>
- Hadron fluence up to  $6 \times 10^{-7}$  cm<sup>-2</sup>/pp
- Every component must be **radiation tolerant**

# MOPS-Hub Requirements

- The MOPS-Hub lives at **PP3** – on the walls of the ATLAS cavern (not a friendly environment!).


## 1. Electrical:

- Must be **isolated** from the detector ground
- Must tolerate voltage drops over 70 m of cabling
- Operates at only 1.4 V to 2 V



## 2. Magnetic Field:

- Exposed to  $\approx 100$  mT from the ATLAS solenoid
- Standard components may simply **fail**



## 3. Communication:

- **CAN buses:** non-standard 1.2 V physical layer
- **eLinks:** low-voltage differential lines to EMCI
- **SPI:** board monitoring and power control

## 4. Radiation:

- TID up to  $\approx 90$  Gy (with safety factor)
- Neutron fluence up to  $9 \times 10^{11}$  Neq/cm<sup>2</sup>
- Hadron fluence up to  $6 \times 10^{-7}$  cm<sup>-2</sup>/pp
- Every component must be **radiation tolerant**

The walls of the ATLAS cavern  
is not a friendly environment!

# MOPS-Hub Requirements

- The MOPS-Hub lives at **PP3** – on the walls of the ATLAS cavern (not a friendly environment!).


## 1. Electrical:

- Must be **isolated** from the detector ground
- Must tolerate voltage drops over 70 m of cabling
- Operates at only 1.4 V to 2 V




## 2. Magnetic Field:

- Exposed to  $\approx 100$  mT from the ATLAS solenoid
- Standard components may simply **fail**



## 3. Communication:

- **CAN buses:** non-standard 1.2 V physical layer
- **eLinks:** low-voltage differential lines to EMCI
- **SPI:** board monitoring and power control



## 4. Radiation:

- TID up to  $\approx 90$  Gy (with safety factor)
- Neutron fluence up to  $9 \times 10^{11}$  Neq/cm<sup>2</sup>
- Hadron fluence up to  $6 \times 10^{-7}$  cm<sup>-2</sup>/pp
- Every component must be **radiation tolerant**

The walls of the ATLAS cavern  
is not a friendly environment!

# MOPS-Hub Requirements

- The MOPS-Hub lives at **PP3** – on the walls of the ATLAS cavern (not a friendly environment!).


## 1. Electrical:

- Must be **isolated** from the detector ground
- Must tolerate voltage drops over 70 m of cabling
- Operates at only 1.4 V to 2 V




## 2. Magnetic Field:

- Exposed to  $\approx 100$  mT from the ATLAS solenoid
- Standard components may simply **fail**



## 3. Communication:

- **CAN buses:** non-standard 1.2 V physical layer
- **eLinks:** low-voltage differential lines to EMCI
- **SPI:** board monitoring and power control




## 4. Radiation:

- TID up to  $\approx 90$  Gy (with safety factor)
- Neutron fluence up to  $9 \times 10^{11}$   $N_{eq}/cm^2$
- Hadron fluence up to  $6 \times 10^{-7}$   $cm^{-2}/pp$
- Every component must be **radiation tolerant**




The walls of the ATLAS cavern is not a friendly environment!


# MOPS-Hub Hardware Components



PP3 Power Module v1



CAN Interface Card v4



PP3-FPGA Board v3


*The MOPS-Hub hardware components.*


■ **Credit for the hardware development goes to:** Group members from the University of Wuppertal and Cologne University of Applied Sciences.

Motivation ○○○○	My PhD Journey So Far... ○○○○○○○○●○○○○○○○○○○○○	My Postdoc Journey (2025 till Now) ○○	Summary ○○○	Backup Slides ○○○○○○	References	Glossary
--------------------	---	--	----------------	-------------------------	------------	----------

# **Firmware Description and Verification**

# MOPS-Hub Firmware Architecture





# SEU Mitigation Strategies in the Design

## Strategy 1: State Machine and Logic

- **Mitigation Technique:** Watchdog

## Strategy 2: Fabric logic elements

- **Mitigation Technique:** TMR

## Strategy 3: Configuration Memory [Up to 2-bits upset]


- **Mitigation Technique:** Soft Error Mitigation (SEM) tool from Xilinx [ECC/CRC detection]

## Strategy 4: Configuration Memory [Multi-bit upset]

- **Mitigation Technique:** Multi-boot Auto Reconfiguration.

Radiation hardening strategies for the PP3-FPGA.

- Partial Triple Modular Redundancy (TMR):
  - Only FFs.
  - By group members from FH Dortmund.
- The board utilizes an external Watchdog, controlled from the firmware.



Partial TMR.


# **Hardware Testing and Validation**

# Testing Framework for Hardware Modules

## Test Procedure:


- Arduino-based setup to test each module.
- Targeted key parameters:
  - **PP3-Power module:** Input vs. output voltages and total current consumption.
  - **CAN Interface Card (CIC):** CAN bus voltages, power consumption and internal parameters.
- System Automation: using a Python script running on a PC.
- Data was collected continuously over an extended period and saved for post-test analysis.

## An Example of a Test Setup:




Example of the test setup designed to evaluate the CIC under controlled conditions.

# Testing Framework for the Full System



**Core component:** MOPS-Hub Readout Board (Zynq UltraScale+ Evaluation Kit).

# MOPS-Hub Readout board Firmware Architecture




Firmware design of the MOPS-Hub Readout board.

- Employs the IPBus interface for address-based read and write communication via Ethernet.
- Python-based software for managing operations between the board and the local computer.

Table: Summary of the MOPS-Hub performance test.

Parameter	Results
Requested CAN Messages	550,407 messages
Responded CAN Messages	550,407 messages
Failed Messages	0 messages
Test Duration	72 hours
Number of CICs	3
Activated Buses	3
Connected MOPS per Bus	2



Lab test setup for MOPS-Hub.

# **Irradiation Tests**

# Total Ionizing Dose (TID) Campaigns

**Facility:** GIF++ at CERN [ $^{137}\text{Cs}$  gamma source, dose rate of  $\approx 2 \text{ Gy/h}$ ].

Table: Detailed information about the TID campaigns for the MOPS-Hub hardware components at GIF++.

Item	CIC	PP3-Power module	PP3-FPGA module
Test Date	May 2024	March 2023	May 2024
Focus of Interest	Electrical parameters	Physical layer Electrical parameters	Electrical parameters Temperature
Total Exposure Time	84 hours	72 hours	84 hours
Radiation Level	168 Gy	91 Gy	168 Gy
Test Set Up	Arduino Based	Arduino Based	Tester-based

- The PP3-FPGA and the CIC: tested by group members from Cologne University of Applied Sciences.

**Facility:** TRIGA neutron reactor at JSI, Ljubljana (Supported by the EURO-LABs program.).

Table: Information about the neutron irradiation campaign for the MOPS-Hub components.


Item	Details
Test Date	June 2024
Facility	TRIGA neutron reactor at JSI
Total Exposure Duration	0.6 hours
Neutron Fluence	$10^{12} \text{ n/cm}^2 \pm 10\%$

- A long-term test was conducted to all the boards before and after the Neutron irradiation (No misbehavior was observed).

# Proton Campaign


## SEU Estimation Plan

- A 3000-bit shift register in the firmware for Single Event Upset (SEU)s estimation.



- An ARTY board is used as control unit (data aggregation, and comparisons) @ 1 MHz.
- Data was shifted with a hold time of 1 s.
- Data mismatches were reported as SEUs.

### Test Setup:



Schematics for the test setup during proton beam testing at HIT.

# Proton Campaign

## SEU Estimation Plan

**Facility:** Heidelberg Ion Beam Therapy Center (HIT)

[Energy range = 48 MeV to 221 MeV, Beam intensity = up to  $3.2 \times 10^9$  protons/s].

Table: Detailed information about the proton irradiation campaign for the PP3-FPGA module at HIT.

Item	Details
<b>Test date</b>	August 2024
<b>Facility</b>	Proton beam facility at HIT
<b>Focus of interest</b>	CRAM behavior and SEU estimation
<b>Total test duration</b>	4 hours
<b>Accumulated proton fluence</b>	$7.5 \times 10^{12}$ protons/cm <sup>2</sup>

### Test Procedure:

- Two scenarios were considered:
  1. External Watchdog enabled for Multi-boot Auto Reconfiguration (mBAR) functionality checks.
  2. External Watchdog disabled to estimate SEUs in CRAM.
- Supply current was monitored to avoid Single Event LatchUp (SEL).

# Proton Campaign

## Campaign Results

### CRAM Behavior (Watchdog: Enabled):


- SEM IP from Xilinx is able to correct up to two upsets/frame (Multi-bit upsets/frame → uncorrectable).
- Accumulation of multi-bit upsets → Global clock corruption → System failure.

**Solution:** Multi-boot Auto Reconfiguration (mBAR)

### SEU Estimation (Watchdog: Disabled):

- $\sigma_{SEU}$  is of order  $10^{-15} \text{ cm}^2/\text{bit}$  (Compatible with Xilinx results for XC7A200T-FPGA)
- The SEUs rate in 10 years of the LHC at PP3 ( $\phi$  is the fluence  $= 2 \times 10^{-7} \text{ cm}^2/\text{pp}$ ):

$N_{SEU} \approx 25,349 \text{ SEUs}$



Test setup during proton beam testing at HIT.

$$\sigma_{SEU}(\text{bit}) = \frac{\sigma_{SEU}(\text{device})}{N_{\text{bits}}} = \frac{N_{SEU}}{\phi \times N_{\text{bits}}} \quad [\text{cm}^2/\text{bit}]$$

# MOPS-Hub in Production (2024)

- Four MOPS-Hub crates were in the pre-production stage.
  - **Objective:** readout operations for multiple MOPS chips integrated into large detector structures.
- A few MOPS-Hub crates were in production.



(a) Front View



(b) Back view.


First assembled MOPS-Hub crate for Pre-production (October 2024). Taken by: [Matías Henríquez](#)

**Credit goes to:** Group members from Instituto Milenio SAPHIR in Chile.


Motivation ○○○○	My PhD Journey So Far... ○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○●○	My Postdoc Journey (2025 till Now) ○○	Summary ○○○	Backup Slides ○○○○○○○	References	Glossary
--------------------	--	--	----------------	--------------------------	------------	----------

# MOPS-Hub after 2 years (2026)

- MOPS-Hub Readout board is developed to the Intermediate Readout board (IRb) [Kria K26 SOM]
- Intermediate Readout board (IRb) has the capability to host an OPC UA server
- WinCC OA client construction ongoing



Recent assembled MOPS-Hub crate with IRb (2026).



Pre-production MOPS-Hub crates ready for shipment (Mar. 2026). Taken by: [Felix Nitz](#)

## Section 3

# My Postdoc Journey (2025 till Now)



# My Postdoc Journey...

## What I Bring to IPE

- Make use of my solid foundation in **detector instrumentation, FPGA firmware, and hardware validation** in a real experiment.
- At IPE, I want to build on this – and go further.

Motivation  
○○○○

My PhD Journey So Far...  
○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○

My Postdoc Journey (2025 till Now)  
●○

Summary  
○○○

Backup Slides  
○○○○○○

References

Glossary

# My Postdoc Journey...

## What I Bring to IPE

- Make use of my solid foundation in **detector instrumentation, FPGA firmware, and hardware validation** in a real experiment.
- At IPE, I want to build on this – and go further.

## 1. Calorimeter Commissioning and Operation

- Take an active role in the commissioning and operation of calorimeter systems at IPE.
- Connect instrumentation work to **real physics results**.



# My Postdoc Journey...

## What I Bring to IPE

- Make use of my solid foundation in **detector instrumentation, FPGA firmware, and hardware validation** in a real experiment.
- At IPE, I want to build on this – and go further.

### 1. Calorimeter Commissioning and Operation

- Take an active role in the commissioning and operation of calorimeter systems at IPE.
- Connect instrumentation work to **real physics results**.

### 2. Real-Time Machine Learning on FPGAs

- Deploy **ML inference on FPGA** hardware for real-time trigger and data acquisition.
- Build on my firmware background to explore **AI-powered online monitoring**.

### 3. Detector R&D for Future Experiments

- Contribute to next-generation detector technologies beyond the HL-LHC era.
- Focus on **radiation-hard FPGA co-design** for future high-granularity calorimeters.

Motivation	My PhD Journey So Far...	My Postdoc Journey (2025 till Now)	Summary	Backup Slides	References	Glossary
○○○○	○○○○○○○○○○○○○○○○○○○○○○○○○○	●○	○○○	○○○○○○○		

# My Postdoc Journey...

## What I Bring to IPE

*“Civilization is the accumulation and transmission of knowledge from generation to generation.”*  
— Will Durant, *The Story of Civilization/Vol. 1: Our Oriental Heritage*

### 4. Knowledge Transfer and Community Building

- **Passing the Torch:** I believe science only grows when knowledge is shared, not guarded.
- **Mentorship:** Active interest in student supervision and open collaboration.

Motivation  
○○○○

My PhD Journey So Far...  
○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○

My Postdoc Journey (2025 till Now)  
○○

Summary  
○○○

Backup Slides  
○○○○○○○

References

Glossary

# My Postdoc Journey...

## Postdoc Progression Framework

Motivation ○○○○	My PhD Journey So Far... ○○○○○○○○○○○○○○○○○○○○○○○○○○○○○○	<b>My Postdoc Journey (2025 till Now)</b> ○●	Summary ○○○	Backup Slides ○○○○○○○	References	Glossary
--------------------	--	---	----------------	--------------------------	------------	----------

# My Postdoc Journey...

## Postdoc Progression Framework



Motivation  
○○○○

My PhD Journey So Far...  
○○○○○○○○○○○○○○○○○○○○○○○○○○

My Postdoc Journey (2025 till Now)  
●○

Summary  
○○○

Backup Slides  
○○○○○○

References

Glossary



# Section 4 Summary



# Summary

## A Project that Grew into a Community

By walking you through my PhD journey, you see how my PhD project evolved from a concept into a real-world solution.

### Technical Success

- A new FPGA-based system was developed during my PhD to upgrade the DCS for the ATLAS ITk Pixel detector as part of the HL-LHC upgrade.
- MOPS-Hub has transitioned to **pre-production and QC**, with setups now repurposed for detector integration.


### Academic Legacy

- **7+ Publications:** Detailed in JINST and presented at international conferences [5, 6, 7].
- **Student Growth:** Foundation for 4+ Theses (B.Sc./M.Sc.) at TH Köln and FH Dortmund [8, 9, 10, 11].
- It was rewarding to see the MOPS-Hub used as a teaching tool during [2026 edition Summer interships SAPHIR , Chile](#)

# Summary

## A Community that will Grow a Project

- After a year of integration, I am fully "up to speed" with the Calorimeter Group.
- We have built solid end-to-end experience with different Back-End (BE) systems (e.g. **Serenity** and **VCU118**).
- The work spans software development, system integration, hardware validation, and testbeam operation.
- Cassette-relevant components (scintillator tiles, silicon modules, BE electronics) have been exercised under realistic conditions, including beam tests.



Motivation	My PhD Journey So Far...	My Postdoc Journey (2025 till Now)	Summary	Backup Slides	References	Glossary
○○○○	○○○○○○○○○○○○○○○○○○○○○○○○○○○○	○○	○○○	○○○○○○		

# Discussion





## Section 5

# Backup Slides

















# References I

- [1] *Technical Design Report for the ATLAS Inner Tracker Pixel Detector*. Tech. rep. Geneva: CERN, Sept. 2017. URL: <https://cds.cern.ch/record/2285585>.
- [2] *Expected tracking and related performance with the updated ATLAS Inner Tracker layout at the High-Luminosity LHC*. Tech. rep. Geneva: CERN, 2021. URL: <https://cds.cern.ch/record/2776651>.
- [3] Rizwan Ahmad. “Development and characterization of the Monitoring of Pixel System (MOPS) chip to monitor the ATLAS ITk Pixel Detector”. Accessed on 1 January 2024. University of Wuppertal, 2023.
- [4] Rizwan Ahmad. “The Monitoring of Pixel System (MOPS) chip for the Detector Control System of the ATLAS ITk Pixel Detector”. In: *Journal of Physics: Conference Series* 2374.1 (2022). DOI: 10.1088/1742-6596/2374/1/012105. URL: <https://cds.cern.ch/record/2773360>.
- [5] R. Ahmad et al. “Second generation Monitoring of Pixel System (MOPS) chip for the Detector Control System (DCS) of the ATLAS ITk Pixel detector”. In: *JINST* 18.04 (2023), p. C04015. DOI: 10.1088/1748-0221/18/04/C04015.
- [6] A. Qamesh et al. “System integration of ATLAS ITK Pixel DCS ASICs”. In: *JINST* 18.05 (2023), p. C05003. DOI: 10.1088/1748-0221/18/05/C05003. eprint: 2210.16210.
- [7] A. Qamesh et al. “SEU characterization of the MOPS-Hub FPGA for the new ATLAS ITk pixel detector”. In: *JINST* 20.03 (Mar. 2025), p. C03051. DOI: 10.1088/1748-0221/20/03/C03051. URL: <https://dx.doi.org/10.1088/1748-0221/20/03/C03051>.

## References II

- [8] Felix Nitz. “Development of an MPSoC-based readout board as verification method and interface for the ATLAS ITk MOPS-Hub communication interface”. Master’s Thesis. Institute of Computer and Communication Technology, Sept. 2024.
- [9] Mark Leyer. “Development of a multifunctional FPGA-based hardware tester PCB for the ATLAS ITK particle experiment used to monitor a TID campaign at the GIF++ facility at CERN”. Institute of Computer and Communication Technology, Sept. 2024.
- [10] Lucas Schreiter. “Konzepte zur Steigerung der Resilienz gegenüber strahleninduzierten Logikfehlern des MOPS-HUB FPGA Entwurfs im Kontrollsystem des ATLAS Pixeldetektors”. de. Bachelor Thesis. Elektrotechnik (ab März 2017), 2023, p. 80. DOI: 10.26205/opus-3393.
- [11] Theodor Fischer. “Design and Test of a radiation tolerant FPGA system for the use in a particle accelerator experiment at CERN”. en. Master Thesis. 2022. DOI: 10.57683/EPUB-2027. URL: <https://nbn-resolving.org/urn:nbn:de:hbz:832-epub4-20275>.
- [12] CERN. *Computer generated image of the ATLAS inner detector*. Visited on 11/29/2024. 2008. URL: <https://cds.cern.ch/images/CERN-GE-0803014-01>.
- [13] S. Kersten et al. “The ITk Common Monitoring and Interlock System”. In: *Proc. ICALEPCS’19*. 17. <https://doi.org/10.18429/JACoW-ICALEPCS2019-THCPR06>. JACoW Publishing, Geneva, Switzerland, Aug. 2020, pp. 1634–1640. DOI: 10.18429/JACoW-ICALEPCS2019-THCPR06.
- [14] David Bertsche. *Opto-Box*. Tech. rep. Geneva: CERN, 2016. DOI: 10.1051/epjconf/201612605002. URL: <https://cds.cern.ch/record/2110192>.

## References III

- [15] D. Giugni et al. *Specifications for the ATLAS ITk Pixel Services, Technical Requirements*. tech. rep. AT2-IP-EP-0007, version 2. EDMS: 1817540 v.3. ATLAS Collaboration, 2020.

# Glossary

<b>CAN</b>	Controller Area Network	<b>mBAR</b>	Multi-boot Auto Reconfiguration
<b>CERN</b>	Conseil Européen pour la Recherche Nucléaire: European Organisation for Nuclear Research	<b>MOPS</b>	Monitoring Of Pixel System
<b>CIC</b>	CAN Interface Card	<b>PP0</b>	Patch Panel 0
<b>DCS</b>	Detector Control System	<b>PP1</b>	Patch Panel 1
<b>EMCI</b>	Embedded Monitoring and Control Interface	<b>PP2</b>	Patch Panel 2
<b>EMP</b>	Embedded Monitoring Processor	<b>PP3</b>	Patch Panel 3
<b>FPGA</b>	Field Programmable Gate Array	<b>PP4</b>	Patch Panel 4
<b>HL-LHC</b>	High Luminosity LHC	<b>SEL</b>	Single Event LatchUp
<b>LHC</b>	Large Hadron Collider	<b>SEU</b>	Single Event Upset
		<b>TID</b>	Total Ionizing Dose