Login

Topical Workshop: FPGAs in Research - Applications, Technologies and Tools

Dec 3 – 4, 2012
Zentralinstitut für Elektronik, Forschungszentrum Jülich
Europe/Berlin timezone

Session

Invited Talk

Dec 4, 2012, 9:00 AM
Room 110 in Building 2.5 (Zentralinstitut für Elektronik, Forschungszentrum Jülich)

Room 110 in Building 2.5

Zentralinstitut für Elektronik, Forschungszentrum Jülich

Presentation materials

There are no materials yet.

  1. 16. High Level Synthesis with Xilinx HLS
    Mr Eugen Krassin (plc2)
    12/4/12, 9:00 AM
    Agenda Functional Abstraction Level High Level Synthesis HLS Control & Datapath Extraction Scheduling & Binding Arbitrary Precision Data Types Top Level I/O Ports Loops Arrays ...
    Go to contribution page
Building timetable...